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Metal oxide-polymer diodes require electroforming before they act as nonvolatile resistive
switching memory diodes. Here we investigate the early stages of the electroforming process in
Al /Al2O3 /polyspirofluorene /Ba /Al diodes using quasistatic capacitance-voltage measurements.
In the initial stage, electrons are injected into the polymer and then deeply trapped near the
polyspirofluorene-Al2O3 interface. For bias voltages below 6 V, the number of trapped electrons is
found to be CoxideV /q with Coxide as the geometrical capacitance of the oxide layer. This implies a
density of traps for the electrons at the polymer-metal oxide interface larger than 31017 m−2.
© 2010 American Institute of Physics. doi:10.1063/1.3520517
Metal-insulator-semiconductor-metal diodes incorporat-
ing a metal-oxide layer as an insulator show nonvolatile re-
sistive switching1–5 and can be used to store information.6–8
Switching is an intrinsic property of metal oxides,1,4,9 the
semiconductor acts as a current limiting series resistance.10,11
Currently such bistable diodes are being considered as pos-
sible replacement for standard NAND flash solid state
memories.12 For the memory functionality to become active,
usually an electroforming step is required. In this step, the
diode is subjected to a high bias voltage,13 leading to soft
breakdown of the oxide.
The microscopic mechanism of this electroforming pro-
cess is still unknown. In a previous study, we have shown
that the J-V characteristic shows hysteresis before forming,
indicating deep trapping of charges.10 Here we investigate
this trapping further using the voltage step quasistatic
capacitance-voltage QSCV method.14,15 In QSCV, the dif-
ferential charge Q required to change the capacitor volt-
age by a step V is measured and the capacitance C is cal-
culated according to C=Q /V. The QSCV method is
ideally suited to investigate traps that fill quickly but empty
slowly because it does not rely on steady-state alternating
currents. Also the transient current associated with irrevers-
ible charging of a capacitor with empty deep traps can be
analyzed. The method has been used to investigate metal-
oxide-semiconductor MOS capacitors,15 and here we use it
to derive the location of traps and their density in metal-
oxide polymer diodes.
The diodes consist of an aluminum bottom electrode on
which a thin layer of aluminum oxide is sputtered. On top, a
thin film of the organic semiconductor polyspirofluorene16
is spin coated. The top electrode is made by vacuum subli-
mation of barium followed by aluminum. The nominally
electron-only diodes with an active area of 9 mm2 are en-
capsulated with a getter in order to maintain an oxygen and
water free atmosphere. Previously, we have shown that the
diodes can be converted into bistable resistive switches in
high yield after an electroforming process.10,17,18 Electrical
characterization was performed using an Agilent 4155C
semiconductor analyzer. Positive bias is defined as the Ba/Al
top electrode being charged negative. J-V sweeps were re-
corded with 10 mV step and 40 ms integration time. In
QSCV measurements, an integration time of 4 s and a step of
100 mV were used.
The electroforming process for a pristine
Al /Al2O3 /polyspirofluorene /Ba /Al diode is presented in
Fig. 1a. Here we show cyclic J-V scans where the maxi-
mum bias is increased stepwise. The arrows indicate the di-
rection of the voltage scans starting at 0 V, scanning forward
and then backward to 0 V.10
We discern three stages in the electroforming process. In
the first stage, for voltages in the range between 0 and 8 V,
we observe a pronounced hysteresis in the current-voltage
characteristics. In the forward scan, the current increases
with bias. However, in the backward scan the current is neg-
ligible. Actually the current level on the return scan is ap-
proximately equal to the displacement current associated
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FIG. 1. Color online a Sequential current density-voltage characteristics
of a pristine Al /Al2O3 20 nm/polymer 50 nm/Ba/Al diode. b Current
density as a function of time upon application of a voltage step from 0 to
6 V at time t equal to zero.
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with the device geometrical capacitance C0, assuming that
both oxide and polymer layer are insulators. If the subse-
quent J-V loop is recorded using the same bias conditions,
the hysteresis is not present and the measured current equals
the displacement current. Then, scanning forward to a higher
bias voltage that has not been applied before, the current
shows a large increase. Backward scans give the same low
current value and are independent of the previous scans. The
original hysteresis loops are only restored after resting for a
few hours. The hysteresis strongly depends on the scanning
speed and is only observed when charging the top Ba/Al
electrode negatively. Figure 1b shows the electrical current
as a function of time, applying a bias step from 0 to 6 V. In
the first 10 s after the bias step, the current decreases sharply
and approaches an asymptotic value, interpreted as residual
leakage current. The leakage is more than an order of mag-
nitude smaller than the initial charging current. This behavior
suggests that the observed hysteresis results from traps that
fill in a time scale of seconds but empty slowly, on a time
scale of hours.
In the second stage of electroforming, for biases from 8
to 14 V, the amount of hysteresis decreases with increasing
bias. The magnitude and voltage dependence of the current
can be tentatively modeled as being due to Fowler–
Nordheim tunneling through the oxide19 using a barrier
height of approximately 1 eV and assuming a potential drop
over the oxide layer equal to the applied bias. In the third
stage of electroforming, occurring at biases larger than 14 V,
a sharp and irreversible increase of the current density is
observed, indicative of soft breakdown. The resistance of the
diode is now bistable and can be switched reversibly be-
tween a high and a low level.10
The hysteresis observed in the first stage of forming can
be studied in more detail using the QSCV method. Figure
2a shows cyclic C-V scans under the same bias conditions
as for the J-V scans. Scanning in the reverse bias V0, a
practically constant capacitance of 2.7 nF is recorded which
we interpret as the geometrical capacitance C0. The hyster-
esis is due to a small leakage current.
In forward bias, we observe capacitances exceeding geo-
metrical capacitance by an order of magnitude when scan-
ning over a bias voltage range to which the diode has not
been subjected before. In the first cyclic scan 0 V→2 V
→0 V, scanning forward to 2 V, the capacitance reaches up
to 17.5 nF. Scanning back from 2 to 0 V, we again find the
geometrical capacitance C0. In the next scan to higher bias,
we first observe C0 up to 2 V, but at higher bias up to 4 V, the
capacitance again rises sharply to 18 nF as before. The ca-
pacitance in the backward scan is again similar to C0. In the
third cyclic scan up to 6 V, a maximum in the capacitance of
18.5 nF is recorded at 6 V. The reciprocal value of this high
capacitance, Chigh, is plotted in Fig. 3b. For voltages ex-
ceeding 6 V, leakage currents significantly affect the capaci-
tance measurement. Systematic variation of the oxide and
polymer thickness yields a set of C0 and Chigh values whose
reciprocal values are plotted in Fig. 3.
We consider the diode as a double-layer structure com-
prised of an oxide layer with capacitance Coxide in series
with a polymer layer Cpolymer. As expected, the experimen-
tal C0 for diodes, as obtained from QSCV near zero bias
Figs. 3a and 3b, can be modeled accurately by the rela-
tion 1 /C0=1 /Coxide+1 /Cpolymer using relative dielectric con-
stants Al2O3=9 and polymer=3.2.20 1 /C0 is weakly depen-
dent on the oxide thickness Fig. 3a, but strongly varies
with polymer thickness Fig. 3b, because Coxide is much
higher than Cpolymer. In contrast, the high capacitance from
QSCV, Chigh, varies strongly with oxide thickness Fig. 3c
but is virtually independent of polymer thickness Fig. 3d.
Moreover, Chigh is essentially the same as the capacitance
measured with QSCV on devices without polymer layer, and
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FIG. 2. Color online a Quasistatic capacitance-voltage characteristic of a
pristine Al /Al2O3 40 nm/polymer 80 nm/Ba/Al diode. b Schematic
representation of the diode and equivalent circuit. For negative bias voltage
V, no charge is injected into the polymer. Both oxide and polymer act as
insulators. For positive bias, electrons are injected into the polymer and
trapped near the oxide-polymer interface.
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FIG. 3. Color online Capacitance for Al /Al2O3 /polymer /Ba /Al diodes.
1 /C0  as a function of a thickness of the oxide layer at constant thick-
ness of polyfluorene layer 80 nm and b thickness of the polyfluorene
layer at constant oxide thickness 20 nm. 1 /Chigh  as a function of c
oxide thickness with 80 nm polymer and d polymer thickness with 20 nm
oxide 20 nm. Star  in a and b represents C0 for a Al /Al2O3 20
nm/polystyrene 79 nm/Ba/Al. Stars * in c show capacitance for
Al /Al2O3 /Ba /Al diodes without any polymer. The dashed lines in a and
b represent the theoretical geometrical capacitance. Dashed-dotted lines in
c and d represent the oxide capacitance Coxide.
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matches with the calculated Coxide Fig. 3c.
The equality Chigh and Coxide can be explained as fol-
lows. Under sufficient forward bias, electrons are injected via
the Ba/Al electrode,16 drift through the polymer, and get
trapped at the polymer/oxide interface. Representing the bi-
layer by the equivalent circuit in Fig. 2b, injection of mo-
bile electrons lowers Rpolymer sufficiently to shunt Cpolymer,
and raises the bilayer capacitance to Coxide. Irreversible trap-
ping of electrons at the interface, symbolized by the diode,
explains why Coxide is only observed with the QSCV method
in the first instance that a particular forward bias is applied.
For instance, in the return path of the cyclic QSCV scan,
there is no discharging current because of the trapping and
the two layers behave again as pure insulators with overall
device capacitance C0. In a second scan, new electrons can
only be injected into the polymer when the bias voltage ap-
plied exceeds the built-in voltage resulting from the trapped
electrons. Hence, Coxide is observed only if the applied bias
voltage exceeds the maximum voltage of the previous scan.
Under negative bias, a high injection barrier prevents injec-
tion of holes into the polymer and the capacitance equals C0.
From the observation that Chigh matches with Coxide for
bias voltages up to 6 V Fig. 3c, we conclude that the
number of electrons stored at the oxide-polymer interface is
determined by the capacitance of the oxide layer and the
applied bias Vappl. This implies a density of trap states for
electrons at the interface exceeding CoxideVappl / Aqe=3
1017 m−2 with A as the surface area of the capacitor, and
qe as the electron charge using Coxide=70 nF as determined
at 6 V for 10 nm oxide thickness. For very thick polymer
layers, Chigh is slightly smaller than Coxide Fig. 3d. A pos-
sible explanation is that the carrier trapping becomes slow
with respect to the integration time because of the long tran-
sit time of electrons across the thick polymer layer with low
electron mobility. In a diode with a layer of insulating poly-
styrene instead of semiconducting polyspirofluorene, we do
not observe any hysteresis loops in either J-V or C-V scans,
indicating that electron injection into this insulating polymer
is not possible.
We conclude that in Al /Al2O3/polyspirofluorene/Ba/Al
diodes, electrons injected through the Ba/Al electrode are
trapped at the internal oxide-polymer interface in the first
stage of forming. The chemical nature of the traps is still
unknown, yet, phenomenologically, they behave as border
traps known from MOS devices.21 The trapping leads to a
maximization of the potential drop over the oxide layer. This
enhances tunneling currents through the oxide, stage two of
the electroforming. Trapping of electrons also brings the
electric field in the oxide closer to the threshold for dielectric
breakdown at relatively low applied bias voltage, thus pro-
moting the final stage of electroforming.
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